1 (75)

Prévia do material em texto

Step 1 of 1 3.29DP Latch-up problem is nothing but formation of virtual short circuit between power supply & ground. The following are the circumstances to the occurrence of latch-up problem: 1. When the input voltage is changing from 0V to 5V or either way, there is a possibility of both PMOS and NMOS conducting at the same time, which can be act as "Silicon Controlled Rectifier (SCR)". This parasitic SCR acts as short-circuit when the input voltage is less than the ground or more than the Thus, it results creating low resistance path between power supply & ground or we can say that short circuit occurring between power supply & ground. 2. The latch-up problem can also occur when CMOS inputs are driven by the outputs of another system with a separate power supply. 3. The latch-up problem is still possible with the large amount of sourcing current by the driving output.