Digital Design_ Principles and Practices, Chegg Solution Manual_parte_445

Prévia do material em texto

Step 1 of 2 8.068E The following VHDL code is used for generating the polynomial of form library IEEE; use IEEE.std_logic_1164.all; use entity counter is port (CLK, CLR_L, LD_L, ENP, ENT: in STD_LOGIC; N: in unsigned(7 downto 0); Z: out unsigned(7 downto 0)); end counter; architecture counter_arch of counter is signal a,b,c: STD_LOGIC; Signal IQ: unsigned(7 downto 0); begin process(CLK, ENT, N) begin if(CLK'event and CLK = '1') then if CLR_L = '0' then IQ '0'); elsif LD_L = '0' then IQ