1 (401)

Prévia do material em texto

Step 1 of 4 8.09DP Refer to the Figure 8.15 in the textbook. Clearly from the referred Figure, a 32-bit latch followed by a decoder is used for memory selection and I/O devices in microprocessor systems. Compute the propagation delay of latching decoder of referred Figure from AVALID to chip select of latching decoder method. The location within the device and device selection is done based on asserting the status to "Address Valid" signal. Refer to Table 8.1 in the textbook, the propagation delay for the input clock to the output is 8.5 ns. Therefore, the propagation delay from AVALID to chip select is 8.5 ns from 32-bit latch. The decoder is 16V8C of 10 ns propagation delay from input to the selected device output. Therefore, the propagation delay from chip select input to the chip select output is 10 ns. Hence, overall propagation delay AVALID to chip select output is the sum of 8.5 ns and 10 ns, which results the total propagation delay of 18.5 ns Step 2 of 4 Refer to the Figure 8.16 in the textbook. Compute the propagation delay of latching decoder of referred Figure from AVALID to chip select of decoder latching method. The location within the device and device selection is done based on asserting the status to "Address Valid" signal. Refer to Table 8.1 in the textbook, the propagation delay for the input clock to the output is 8.5 ns. Therefore, the propagation delay from AVALID to chip select is 8.5 ns from 20-bit latch. The decoder is 16V8C of 10 ns propagation delay from input to the selected device output. Hence, overall propagation delay AVALID to chip select output is 8.5 ns Step 3 of 4 Refer to the Figure 8.15 in the textbook. Clearly from the referred Figure, a 32-bit latch followed by a decoder is used for memory selection and I/O devices in microprocessor systems. Compute the propagation delay of latching decoder of referred Figure from ABUS to chip select of latching decoder method. The location within the device and device selection is done based on asserting the status to "Address Valid" signal along with placing the address in the ABUS signal. Refer to Table 8.1 in the textbook, the propagation delay for the input to the output is 5.2 ns. Therefore, the propagation delay from ABUS to chip select is 5.2 ns from 32-bit latch. The decoder is 16V8C of 10 ns propagation delay from input to the selected device output. Therefore, the propagation delay from chip select input to the chip select output is 10 ns. Hence, overall propagation delay ABUS to chip select output is the sum of 5.2 ns and 10 ns, which results the total propagation delay of 15.2 ns Step 4 of 4 Refer to the Figure 8.16 in the textbook. Compute the propagation delay of latching decoder of referred Figure from ABUS to chip select of decoder latching method. The location within the device and device selection is done based on asserting the status to "Address Valid" signal along with placing the address in the ABUS signal. Therefore, the propagation delay from ABUS to chip select is 5.2 ns from 20-bit latch. The decoder is 16V8C of 10 ns propagation delay from input to the selected device output. Hence, overall propagation delay ABUS to chip select output is