Grátis
12 pág.
Denunciar
Pré-visualização | Página 5 de 5
Y. Leblebichi, “CMOS Digital Integrated Circuits Analysis and Design,” 3rd Edition, McGraw-Hill, New York, 2002. [29] V. M. Srivastava, K. S. Yadav and G. Singh, “Designing Parameters for RF CMOS Cells,”Circuits and Systems, Vol. 1, No. 2, 2010, pp. 49-53. doi:10.4236/cs.2010.12008 [30] G. K. Yeap and F. N. Najm, “Low Power VLSI Design and Technology,” Pearson Addison Wesley, 1st Edition, Boston, 2008. [31] J. P. Xu, X. Xiao and P. T. Lai, “A Carrier-Mobility Model for High-K Gate-Dielectric Ge Mosfets with Metal Gate Electrode,” Microelectronics Reliability, Vol. 50, No. 8, 2010, pp. 1081-1086. doi:10.1016/j.microrel.2010.04.016 [32] S. H. Lee, C. S. Kim and H. K. Yu, “A Small Signal RF Model and Its Parameter Extraction for Substrate Effects in RF MOSFETs,” IEEE Transactions on Electron De- vices, Vol. 48, No. 7, July 2001, pp. 1374-1379. doi:10.1109/16.930654 [33] T. Sokollik, “Plasma Physics,” Investigations of Field Dynamics in Laser Plasmas with Proton Imaging, Vol. 1, 2011, pp. 17-24. doi:10.1007/978-3-642-15040-1_3 [34] G. Katti, M. Stucchi, K. Meyer and W. Dehaene, “Elec- trical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs,” IEEE Transactions on Electron Devices, Vol. 57, No. 1, 2010, pp. 256-262. doi:10.1109/TED.2009.2034508 Copyright © 2011 SciRes. IJCNS http://dx.doi.org/10.1007/s10825-011-0359-6 http://dx.doi.org/10.1016/j.mejo.2011.07.003 http://dx.doi.org/10.1109/16.936707 http://dx.doi.org/10.1016/j.mejo.2010.12.007 http://dx.doi.org/10.1109/IMTC.2006.328215 http://dx.doi.org/10.1063/1.1663401 http://dx.doi.org/10.1049/el:19730030 http://dx.doi.org/10.1109/55.930682 http://dx.doi.org/10.1016/j.microrel.2008.11.008 http://dx.doi.org/10.1016/j.sse.2005.12.008 http://dx.doi.org/10.1016/j.microrel.2010.07.052 http://dx.doi.org/10.4236/cs.2010.12008 http://dx.doi.org/10.1016/j.microrel.2010.04.016 http://dx.doi.org/10.1109/16.930654 http://dx.doi.org/10.1007/978-3-642-15040-1_3 http://dx.doi.org/10.1109/TED.2009.2034508 V. M. SRIVASTAVA ET AL. Copyright © 2011 SciRes. IJCNS 600 [35] G. Gildenblat, Z. Zhu and C. C. McAndrew, “Surface Potential Equation for Bulk MOSFET,” IEEE Solid State Electronics, Vol. 53, No. 1, 2009, pp. 11-13. doi:10.1016/j.sse.2008.09.007 [36] V. Sverdlov, “Scaling, Power Consumption, and Mobility Enhancement Techniques,” In: S. Selberherr, Ed., Strain Induced Effects in Advanced MOSFET, Computational Microelectronics, 2011, pp. 5-22. doi:10.1007/978-3-7091-0382-1_2 [37] Y. S. Lin, S. S. Lu, T. S. Lee and H. B. Liang, “Charac- terization and Modeling of Small Signal Substrate Resis- tance Effect in RF CMOS,” Proceedings of IEEE MTT-S Digest, Seattle, 2-7 June 2002, pp. 161-164. [38] V. M. Srivastava, K. S. Yadav and G. Singh, “Perform- ance of Double-Pole Four-Throw Double-Gate RF CMOS Switch in 45 nm Technology,” International Journal of Wireless Engineering and Technology, Vol. 1, No. 2, 2010, pp. 47-54. doi:10.4236/wet.2010.12008 [39] R. Tamer and K. Roy, “Analysis of Options in Dou- ble-Gate MOS Technology: A Circuit Perspective,” IEEE Transaction on Electron Devices, Vol. 54, No. 12, 2007, pp. 3361-3368. doi:10.1109/TED.2007.909057 [40] T. Cheung, P. K. N. Yu and M. J. Butson, “Low-Dose Measurement with a MOSFET in High-Energy Radio- therapy Applications,” Journal of Radiation Measure- ment, Vol. 39, No. 1, 2005, pp. 91-94. [41] E. Allier, G. Sicard, L. Fesquet and M. Renaudin, “Asynchronous Level Crossing Analog to Digital Con- verters,” Journal of Measurement, Vol. 37, No. 4, June 2005, pp. 296-309. doi:10.1016/j.measurement.2005.03.002 View publication statsView publication stats http://dx.doi.org/10.1016/j.sse.2008.09.007 http://dx.doi.org/10.1007/978-3-7091-0382-1_2 http://dx.doi.org/10.4236/wet.2010.12008 http://dx.doi.org/10.1109/TED.2007.909057 http://dx.doi.org/10.1016/j.measurement.2005.03.002 https://www.researchgate.net/publication/220099463
