Digital Design_ Principles and Practices, Chegg Solution Manual_parte_426

Prévia do material em texto

Step 1 of 2 8.042E Consider four inputs N3, N2, N1, and and one output Z for a clocked synchronous circuit. Consider that the output Z asserts only for exactly N clock ticks during any 16 ticks offered by the combination of inputs N3, N2, N1, and Consider the following circuit for the design of the clocked synchronous circuit: N3-N0 QD-QA +5V CLK CLK ENP QA ENT CLR 8 LD QC A QD B c RCO D Figure 1 Step 2 of 2 Consider the following data for the operation of the circuit in Figure 1: If N = 15 the output Z asserts when the count is 16. If the output asserts when the count is 8 and 16. If N = 4 , the output asserts when the count is 4, 8, 12 and 16. If the output asserts when the count is 2, 4, 6, 8, 10, 12, 14 and 16. If the output asserts continuously.