1 (419)

Prévia do material em texto

Step 1 of 1 8.031E Refer to the Figure 8-25 in textbook for the circuit of synchronous serial binary counter. It is clear that four flip-flops are used in synchronous serial binary counter and they are connected serially. The propagation delay from T to Q of T-flip flop is denoted by Therefore, the propagation delay of all four flip-flops will be added from input to output. Therefore, the total propagation delay of all flip-flops is Similarly, the total set-up time of the circuit is Three AND gates are used in this counter. The total delay of all three AND gates will also be added being connected serially. The delay of AND gate is - Therefore, the time delay of AND gates is The total time taken from input to output for synchronous serial binary counter is, It is known that the maximum clock frequency is, Therefore, Therefore, the formula for maximum clock frequency, of synchronous serial binary counter is