1 (420)

Prévia do material em texto

Step 1 of 1 8.032E Refer to the Figure 8-26 in textbook for the circuit of synchronous parallel binary counter. Four flip-flops are used in synchronous parallel binary counter and they are connected serially. The propagation delay from T to Q of T-flip flop is denoted by - Therefore, the propagation delay of all four flip-flops will be added from input to output. Therefore, the total propagation delay of all four flip-flops is Now, in the circuit the operation of Enable signal and operation of AND gates are parallel. Therefore, the propagation delay for Enable signal and for AND gate is The total time is, It is known that the maximum clock frequency is, Therefore, Therefore, the formula for maximum clock frequency, of synchronous parallel binary counter is By comparing of both synchronous serial binary counter and synchronous parallel binary counter, the operation of both enable and AND gate signal are in parallel in synchronous parallel binary counter. The main comparison of both counters is based on the setup time and the AND gate time delay. The deference in speed is that the delay encountered during the propagation of enable (EN) signals. Parallel carry counter is faster than the serial counter.