1 (421)

Prévia do material em texto

Step 1 of 1 8.033E Refer to the Figure 8-25 in textbook for the circuit of 4-bit synchronous serial binary counter. Draw the n-bit synchronous serial binary counter: CNTEN EN Q CLK T EN Q T EN Q 2 T EN Q T Figure 1 For n-bit counter, n-flip-flops are used in synchronous serial binary counter and they are connected serially. The propagation delay from T to Q of T-flip flop is denoted by Therefore, the propagation delay of n- flip-flops will be added from input to output. Therefore, the total propagation delay of n-flip-flops is Similarly, the total set-up time of the circuit is For n-bit counter, (n-1) AND gates are needed to design. The total delay of (n-1) AND gates will also be added being connected serially. The delay of AND gate is Therefore, the time delay of (n-1) AND gates is The total time taken from input to output for synchronous serial binary counter is, It is known that the maximum clock frequency is, Therefore, Therefore, the formula for maximum clock frequency, of synchronous serial binary counter is